ARIES Warm Preparations

WBS/subelement	Issue or Topic	Progress	Imminent steps
Controller/EEPROM	No ability to program a blank EEPROM. Pisces/ARIES EEPROMs have failed or been given away. We've been using the last one now since 2018. EP-1 is a vintage programmer from 1980s that requires real DOS.	Reverse-engineered EP-1 to determine that XMODEM is the protocol and there is no proprietary header. Plain XMODEM transfers should work! EP-1 may be future- proof after all. [It is now. 3/10] Required docs: • Ep-1 manual and EP.EXE for serial-sniffing	Try to use minicom under MacOS/BSD/Linux to XMODEM a file to EEPROM and verify same contents from read back. [Tested under NetBSD and MacOS 3/10] Generate EEPROM from scratch, see that it fully works w/ SDSU controller. [DONE for GENIII, 3/10] [GENII needs testing - TO DO] Buy more blank EEPROMs. [FOUND MORE SPARES - 3/10] Document the process. [PARTIAL]
Controller/EEPROM	Standard EEPROM build process does not work for EP-1 burns. Needs to be SREC or similar format. Must be possible; we did this in 2004	Using the SREC converter from Motorola does not generate the correct-looking code. It writes to EEPROM but doesn't actually work in the controller. Required docs: • 56x000 DSP complier documentation • Old IRL EEPROM burn files	Use known-good EEPROM burn file from GenII controller (2004 code) to understand format. [DONE 3/10] Alter build process on GenII code to replicate this file. Burn to EEPROM and verify it works on GenII as per above. [New build system under wine works, results not tested on GenII controller yet.] Now do the same for GenIII. [DONE and works! 3/10] Document the process. [PARTIAL]

WBS/subelement	Issue or Topic	Progress	Imminent steps
Controller/Test Setup	Set up controlled test		Safe ARIES, move controller
	environment for benchtop		harnesses to table in controlled
	test.		configuration, Saleae and DVM, ESD
			protect, etc.

WBS/subelement Issue or Topic	Progress	Imminent steps
WBS/Subelement Issue of Topic Controller/Verification Verify new code for ARC-46 video board all digital clock signa analog voltages.	legacyTested on one "quadrant"I to tracepreviously. Serial transfers were	 Use Saleae analyzer on each digital line to verify pixel and line clocks Verify serial register communication and configuration matches documentation. Verify analog biases for H2RG. Test grounded inputs: Open controller and swap cards to get video board access. Probe hardware inputs and outputs to ADC; adjustments needed to be in range? Software: adjust DACs,

WBS/subelement	Issue or Topic	Progress	Imminent steps
Controller/Verification	Verify new code for CLIO ARC-46 rev3a video board to trace all digital clock signals and analog voltages.	 Replicated NIRCAM test code with ARIES wiring configuration. Semi- tested in lab configuration. Probably some bugs left Required docs: ARIES wiring schematics H2RG manual (2005) Datasheet for AD7641LQFP SDSU documentation for new ARC-46 (July 2011) Schematics for rev3A ARC-46 (May 2007) Software/hardware required: Saleae analyzer Initial testing can be done with SDSU/OWL to verify operation. Validate NIRCAM 56300 microcode with all of the pertinent changes to match the ARIES configuration. Need to scrounge Dsub connectors of the appropriate gender and pin count for interfacing new video board. Easy Digikey order otherwise. 	 Replace point-to-point "ball of wires" testing harness with Dsub-terminated harness. Use Saleae analyzer on each digital line to verify pixel and line clocks. Verify serial register communication & configuration matches documentation. Verify analog biases for H2RG. Test grounded inputs: Open controller and swap cards to get video board access. Probe hardware inputs and outputs to ADC; adjustments needed to be in range? Software: adjust DACs, achieve observe working readout. Verify stable output and noise level. Look up what analog output is expected from H2RG. Set up 4- way voltage divider on breadboard to put different signals on each "quadrant" to simulate a real array. Repeat the tests of step #3. Also verify de-interlacing using SDSU interface. Document results. Documented success means we move to cold
Page 12			testing.

WBS/subelement	Issue or Topic	Progress	Imminent steps
Instrument/Software	Add H2RG support to ARIES backend code. (Can be deferred to after cold tests.)	 Two main trades: Update ARIES infrastructure to use "device-independent" v3.5 SDSU APIs Add H2RG support to existing "LiL" (Leach in Linux) interface. 	Option 1 should be evaluated against Pisces first. Option 2 needs bug-fixes merged from SDSU into LiL. Prototype, decide, implement, test against initial test results using OWL and the SDSU v3.5 API.
Instrument/Software	Plumb more generalized support into ARIES GUI and data system. (Can be deferred to after cold tests.)	Not started. Expectation is to further the existing MacOS,IOS app with compatibility with GNUstep on Linux. Alternates are: • PyQT interface • Web browser interface	Initial design, including housekeeping, calibration, remote operations, and other desireables. Merge bug-fixes and other wants/needs from last "TO DO" list into this development effort.
Instrument/ Documentation	Merge test reports and existing documentation onto wiki	Old wiki died with 2004 aries computer. Wiki data and instrument data were archived. Science data are available by ssh to soral.as.arizona.edu and a mediawiki instance is ready to accept the aries wiki data.	Merge aries wiki data into mediawiki on soral. Wiki is observer-centric. Add categories for test data and instrument documentation.