Aries draft wiring diagram

19 Feb 2005



H-1	H-2RG		MDM 51	MIL-H 55 pin	DD-50	DD-50
Vout 1	RefOut	1	1	A		Vin 1
Vout 2	Vout 1	2	2	B		Vin 2
Vout 3	Vout 2	3	3	C		Vin 3
Vout 4	...	...	...	...		...
...	Vout 8	9	9	J		Vin 9
...	WindowOut	10	10	K		Vin 10
...	Vout 9	11	11	L		Vin 11
...	...	...	...	...		...
...	...	...	...	...		...
...	Vout 32	34	34	k		Vin 34
...	Vbiaspower	35	35	m		Bias power
Vbiasgate	Vbiasgate	36	36	n		ICTL bias
...	Drain	37	37	p		Drain
...	CellDrain	38	38	q		CellDrain
Vreset	Vreset	39	39	r		Vreset
...	Dsub	40	40	s		Dsub
gnda	gnda	41	41	t		gnda
vdda	vdda	42	42	u		vdda
...	temp1	43	43	v		temp1
						+15V preamp
						-15V preamp
						Voffset

			MDM 21	MIL-E 26-pin	MIL-E 26-pin	DC-37	
LSYNC	LSYNCB	1	1	A, B	A, B	1, 17	Lsync + shield
HCLK	HCLK	2	2	C, D	C, D	2,18	Pixel clock + shield
VDD	VDD	3	3	E	E	29	digital power
GND	GND	4	4	F	F	30	digital ground
FSYNC	FSYNCB	5	5	G, H	G, H	3, 19	Fsync + shield
VCLK	VCLK	6	6	J, K	J, K	4, 20	Line clock + shield
...	CSB	7	7	L, M	L, M	5, 21	ChipSelectBar (serial)
...	DATACLK	8	8	N, P	N, P	6, 22	Data clock (serial)
...	DATAIN	9	9	R, S	R, S	7, 23	Data in (serial)
...	MAINRESETB	10	10	T, U	T, U	8, 24	Main Reset
READCLK	READEN	11	11	V, W	V, W	9, 25	Read clock + shield
RESETCLK	RESETEN	12	12	X, Y	X, Y	10, 26	Reset clock + shield
...	FRAMECHK	13	13	Z, a	Z, a	11, 27	optional frame monitor
...	LINECHK	14	14	b, c	b, c	12, 28	optional line monitor

or DB-25 w/o
FRAMECHK & LINECHK